SEU reduction effectiveness of common centroid layout in differential latch at 130-nm CMOS technology
Keywords: Single event upset; Charge sharing; Common centroid layout; Integrated circuit reliability; Quatro; Differential structure;