کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
13437043 | 1843099 | 2020 | 6 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
A 7b 400Â âMS/s pipelined SAR ADC in 65Â ânm CMOS
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
سخت افزارها و معماری
پیش نمایش صفحه اول مقاله
چکیده انگلیسی
This paper presents a 7-bit 400-MS/s pipelined successive approximation register (SAR) analog-to-digital converter (ADC) with high reliability. To meet the high demand for medium resolution and high sampling speed, a modified switching scheme is adopted to resolve charge leakage problem and to improve the reliability of SAR ADC. Compared to the conventional architecture, the modified bootstrapped switch which uses two sampling MOSFETs is employed to increase the uniformity of sampling voltage and save the chip area. In addition, three parallel comparators are controlled by a novel asynchronous clock generator to minimize the latching error. The measurement result shows that the ADC, implemented in the 65-nm CMOS process, achieves the 40.83 dB signal-to-noise and distortion ratio (SNDR) and 64.75 dB spurious-free dynamic ranges (SFDR) at 400-MHz sampling frequency without additional digital calibration.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Microelectronics Journal - Volume 95, January 2020, 104680
Journal: Microelectronics Journal - Volume 95, January 2020, 104680
نویسندگان
Ruixue Ding, Li Dang, Hanchao Lin, Depeng Sun, Shubin Liu, Zhangming Zhu,