کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
541747 | 871488 | 2012 | 8 صفحه PDF | دانلود رایگان |
![عکس صفحه اول مقاله: A low-voltage low-power CMOS fully differential linear transconductor with mobility reduction compensation A low-voltage low-power CMOS fully differential linear transconductor with mobility reduction compensation](/preview/png/541747.png)
A highly linear fully differential CMOS transconductor architecture based on flipped voltage follower (FVF) is proposed. The linearity of the proposed architecture is improved by mobility reduction compensation technique. The simulated total harmonic distortion (THD) of the proposed transconductor with 0.4Vpp differential input is improved from −42 dB to −55 dB while operating from 1.0 V supply. As an example of the applications of the proposed transconductor, a 4th-order 5 MHz Butterworth Gm-C filter is presented. The filter has been designed and simulated in UMC 130 nm CMOS process. It achieves THD of −53 dB for 0.4Vpp differential input. It consumes 345 μw from 1.0 V single supply. Theoretical and simulated results are in good agreement.
Journal: Microelectronics Journal - Volume 43, Issue 1, January 2012, Pages 69–76