Thermal resistance of side by side multi-chip package: Thermal mode analysis

• Thermal mode analysis is used to optimize thermal management with optimal locations and chip sizes for multi-chip package.
• Average thermal resistance is defined and analyzed.
• Only few thermal modes are needed to optimize chip locations and sizes due to the rapid convergence of solution.
• ANSYS simulation is performed to verify the design rule of optimal chip locations.

The thermal mode analysis is used in this paper to optimize the thermal management with optimal locations and chip sizes for multi-chip package. The average thermal resistance is defined and analyzed. The spreading thermal resistance can be expanded into Fourier series so that the thermal modes can be established. For the infinite thermal modes, only a few terms are needed to be considered due to the rapid convergence of solution. The optimal locations and chip sizes can then be determined by using the first few modes to reduce the thermal resistance as minimal as possible. The optimal locations have the cosine wave property so that the wave nodes might be the suitable sites. On the other hand, the optimal chip sizes have the cardinal sine property which decays monotonously. For given optimal locations, the optimal chip sizes are determined by certain modes. These special modes can be used to analyze the range of optimal locations and chip sizes.