کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
6945053 | 1450454 | 2018 | 11 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator
ترجمه فارسی عنوان
طراحی و تجزیه و تحلیل کمپرسور کم هزینه با سرعت بالا به اشتراک گذاری شارژ مبتنی بر پیمایش کمربند پویا
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
مقایسه مقایسه شده، مقایسه دوبعدی پویا، تکنیک شارژ مجدد شارژ، مقادیر کم قدرت، کمپرسور با سرعت بالا،
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
سخت افزارها و معماری
چکیده انگلیسی
Circuit intricacy, high-speed, low-power, small area requirement, and high resolution are crucial factors for high-speed and low-power applications like analog-to-digital converters (ADCs). The delay analysis of classical dynamic latch comparators is presented to add more insight of their design parameters, which effects the performance parameter. In this research, a new architecture of dynamic latch comparator is presented, which is able to provide high-speed, consumes low-power and requires smaller die area. The proposed comparator benefits from a new shared charge logic based reset technique to achieve high-speed with low-power consumption. It is shown by simulation and analysis that the delay time is significantly reduced compared to a conventional dynamic latched comparator. The proposed circuit is designed and simulated in 90â¯nm CMOS technology. The results show that, for the proposed comparator, the delay is 51.7 ps and consumes only 33.62⯠μW power, at 1â¯V supply voltage and 1â¯GHz clock frequency. In addition, the proposed dynamic latch comparator has a layout size of 7.2μmâ¯Ãâ¯8.1μm.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Microelectronics Journal - Volume 74, April 2018, Pages 116-126
Journal: Microelectronics Journal - Volume 74, April 2018, Pages 116-126
نویسندگان
Vijay Savani, N.M. Devashrayee,