Sub-threshold, cascode compensated, bulk-driven OTAs with enhanced gain and phase-margin

The Cadence VIRTUOSO environment using UMC 0.18 µm CMOS process technology has been used to simulate the proposed circuits.