کد مقاله کد نشریه سال انتشار مقاله انگلیسی نسخه تمام متن
9672160 1450564 2005 9 صفحه PDF دانلود رایگان
عنوان انگلیسی مقاله ISI
Trends and challenges to ESD and Latch-up designs for nanometer CMOS technologies
موضوعات مرتبط
مهندسی و علوم پایه مهندسی کامپیوتر سخت افزارها و معماری
پیش نمایش صفحه اول مقاله
Trends and challenges to ESD and Latch-up designs for nanometer CMOS technologies
چکیده انگلیسی
With the rapid scaling of CMOS technologies into the nanometer arena, ESD and Latch-up are becoming reliability threats more complex than ever. This paper will systematically address all the challenges related to robust ESD and Latch-up designs as technology scales. The paper will be divided into three distinct parts. In the first part, the intrinsic technology ESD and Latchup scaling characteristics will be reviewed. Particular emphasis will be devoted to nMOS and pMOS scaling, thin-oxide reliability, ESD diodes, metal lines and Latch-up process sensitivity. In the second part, new circuit requirements and their impact on ESD and Latch-up designs will be presented. The challenges associated to the recently introduced power management techniques, ultra low capacitance applications and SoC design will be discussed. Finally, in the third part, unexpected ESD and Latch-up issues such as premature pMOS triggering, unwarranted stress from the HBM tester relay leading to false HBM evaluation, adjacent signal pins interaction and Latch-up will be presented.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Microelectronics Reliability - Volume 45, Issues 9–11, September–November 2005, Pages 1406-1414
نویسندگان
, ,