On MOS admittance modeling to study border trap capture/emission and its effect on electrical behavior of high-k/III-V MOS devices
Keywords: MOS; III-V; Admittance model; Capacitance; Frequency dispersion; Border traps;