کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
11016432 | 1777112 | 2018 | 5 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
In-situ transistor reliability measurements through nanoprobing
ترجمه فارسی عنوان
اندازه گیری های قابلیت اطمینان ترانزیستور در محل از طریق نانوپروبینگ
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
سخت افزارها و معماری
چکیده انگلیسی
In this study we examine the feasibility of performing transistor reliability measurements with the Hyperion II nanoprobing system. Proof-of-concept bias temperature instability (BTI) measurements were run on a commercially available Intel 14â¯nm FinFET processor. BTI degradation was found to closely follow the expected power law over 103â¯s stress in total at 2â¯V with characterization done <50â¯ms into recovery. Examination of 50 SRAM transistors with 30â¯s stress at 2â¯V yielded average ION reduction of 14.4% (Ïâ¯=â¯6.6%) and 6.5% (Ïâ¯=â¯2.5%) for pullups and pulldowns, respectively. The in-situ nature of the nanoprobing approach provides insight into transistor lifetime and performance as a function of layout as well as variations in aging between identically designed devices. This is a compelling reason to apply nanoprobing for a range of reliability measurements as a complement to the suite of established reliability testing techniques.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Microelectronics Reliability - Volumes 88â90, September 2018, Pages 98-102
Journal: Microelectronics Reliability - Volumes 88â90, September 2018, Pages 98-102
نویسندگان
O. Dixon-Luinenburg, J. Fine,