کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
7151001 | 1462221 | 2015 | 5 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
Extraction and modeling of layout-dependent MOSFET gate-to-source/drain fringing capacitance in 40Â nm technology
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
سایر رشته های مهندسی
مهندسی برق و الکترونیک
پیش نمایش صفحه اول مقاله
چکیده انگلیسی
In this paper, MOSFET layout-dependent gate-around capacitance which include gate-to-source/drain fringing capacitance (Cf) separated from gate-to-contact capacitance (Cco), has been extracted in SPICE model. This work focuses on layout-dependent-effect (LDE) in AC characteristics such as Cf and Cco of MOSFET. To separate Cf and Cco, novel test structures have been designed and fabricated by 40Â nm process. According to the silicon data, the apparent variation of Cf with contact to poly space (CPS) and contact to contact space (CCS) has been modeled and exactly extracted. The errors between silicon data and simulation are mainly under 5%. The extraction and modeling of the layout-dependent Cf in this work will contribute high accuracy for digital and RF circuit simulation in advanced CMOS node.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Solid-State Electronics - Volume 111, September 2015, Pages 118-122
Journal: Solid-State Electronics - Volume 111, September 2015, Pages 118-122
نویسندگان
Lijie Sun, Ganbing Shang, Linlin Liu, Jia Cheng, Ao Guo, Zheng Ren, Shaojian Hu, Shoumian Chen, Yuhang Zhao, Mansun Chan, Long Zhang, Xiaojin Li, Yanling Shi,