
Impact of channel thickness and spacer length on logic performance of p-Ge/n-Si hybrid CMOSFETs for ULSI applications
Keywords: High-k spacer; Hybrid CMOS; Logic performance; Propagation delay; TCAD; ULSI;