کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
4951722 | 1441485 | 2017 | 13 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
Multi-level energy/power-aware design methodology for MPSoC
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
نظریه محاسباتی و ریاضیات
پیش نمایش صفحه اول مقاله
چکیده انگلیسی
Multiprocessor Systems-on-Chip (MPSoC) are becoming one of the most used solutions in order to meet the growing computation requirements of modern embedded applications. In such systems, power/energy consumption is a critical metric that should be taken into account in the design flow. System designers need an efficient power-aware design methodology and tools to cope with the complexity of MPSoC design. To address this challenge, we present in this paper a power-aware design methodology that relies on multi-level design space exploration. We propose a two-phase exploration process making profit first from functional-level simulations to reduce rapidly and significantly the solution space, and second from transactional-level simulations for better accuracy to select the most appropriate solution. Our methodology uses the same power modeling approach for the MPSoC at both the functional and transactional levels in order to guarantee the coherence of the estimation strategy. Furthermore, our methodology integrates runtime optimization techniques to reduce the energy/power consumption of the system. The efficiency of the proposed power-aware design methodology was demonstrated through a H.264 video decoder case study.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Journal of Parallel and Distributed Computing - Volume 100, February 2017, Pages 203-215
Journal: Journal of Parallel and Distributed Computing - Volume 100, February 2017, Pages 203-215
نویسندگان
Bassem Ouni, Imen Mhedbi, Chiraz Trabelsi, Rabie Ben Atitallah, Cécile Belleudy,