کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
4971195 | 1450468 | 2017 | 15 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
Models of computation for NoC mapping: Timing and energy saving awareness
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
سخت افزارها و معماری
پیش نمایش صفحه اول مقاله
چکیده انگلیسی
A complex application implemented as a System-on-Chip (SoC) demands extensive system level modeling. Its implementation encompasses a large number of cores and an advanced interconnection scheme such as a Network-on-Chip (NoC). This type of application normally requires energy efficiency and execution time minimization, which implies high-level exploration for cores/tasks placement into the target architecture. A Model of Computation (MoC) captures some characteristics of the applications aiming to fulfill high-level explorations. This work analyzes MoCs employed on the static and dynamic mapping of applications onto regular NoCs, providing a classification based on aspects of computation and communication. Additionally, this paper discusses advantages and drawbacks of these MoCs, such as the complexity of capturing application aspects, as well as the mapping quality. Finally, this work implements the five MoCs more applied on the mapping and compares them applying a benchmark composed of synthetic and embedded applications running on various NoC sizes.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Microelectronics Journal - Volume 60, February 2017, Pages 129-143
Journal: Microelectronics Journal - Volume 60, February 2017, Pages 129-143
نویسندگان
César Marcon, Thais Webber, Altamiro Amadeu Susin,