کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
6942225 | 1450225 | 2018 | 18 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
A novel single-ended 9T FinFET sub-threshold SRAM cell with high operating margins and low write power for low voltage operations
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
کلمات کلیدی
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی کامپیوتر
سخت افزارها و معماری
پیش نمایش صفحه اول مقاله
چکیده انگلیسی
Recently, SRAM for sub-threshold operation is in developing stage for ultra-low power applications and portable devices. It aims to support high operating margins and high performance with low power applications under process and temperature variations. In this paper, a novel FinFET based 9T SRAM cell is proposed, which employs single ended bit-line scheme to perform read and write operations in the near-threshold region, without any boosted power supply and write assist circuitry. The write-ability, write power and write time have been improved by breaking down the feedback of two cross- coupled inverter pairs using both transistors (M4 and M5) to cut off at write mode, thereby obviating write as well as read constraints on semiconductor device dimensions. Apart from this, write-ability and write time improved substantially by using low threshold voltage (Vt) transmission gate as an access transistor. The read time and read margin have also improved by separate low Vt decouple read transistor (M9). The different characteristics are compared at 7 nm, 10 nm, 14 nm, 16 nm, and 20 nm in HSPICE at 0.5 Vdd. Furthermore, the various cell parameters are investigated at voltages from 0.3 to 0.9 V and at a temperature range of â35 to 100 °C. The experimental results show that proposed 9T cell achieves 1.86 à and 1.06 à better write-ability as compared to 7T cell and 8T cell respectively. The read stability is 2.56 à of 7T and 1.05 à of 8T. The data retention ability is 1.57à of 7T and 1.05à of 8T. The write power is 30.49% of 8T and 5.01% of a 7T. In addition, it takes 3.57à and 1.77à less write time when compared to 8T cell and 7T cell respectively at 0.5 V using 20 nm process technology.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Integration, the VLSI Journal - Volume 60, January 2018, Pages 99-116
Journal: Integration, the VLSI Journal - Volume 60, January 2018, Pages 99-116
نویسندگان
Hitesh Pahuja, Mintu Tyagi, Sudhakar Panday, Balwinder Singh,