Application of nanosphere lithography to charge trap flash memories with patterned Si3N4 trap layers

► Nanosphere lithography is applied to the charge trap flash memories. ► A 500-nm-diameter polystyrene bead array was used as a mask to make patterns. ► The pattern depth measured by atomic force microscope was about 4 nm. ► The patterned MANOS capacitor shows a good memory characteristics.