کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
7850883 | 1508851 | 2016 | 22 صفحه PDF | دانلود رایگان |
عنوان انگلیسی مقاله ISI
Fabricating in-plane transistor and memory using atomic force microscope lithography towards graphene system on chip
ترجمه فارسی عنوان
تولید ترانزیستور و حافظه در هواپیما با استفاده از لیتوگرافی میکروسکوپ نیروی اتمی نسبت به سیستم گرافن بر روی تراشه
دانلود مقاله + سفارش ترجمه
دانلود مقاله ISI انگلیسی
رایگان برای ایرانیان
موضوعات مرتبط
مهندسی و علوم پایه
مهندسی انرژی
انرژی (عمومی)
چکیده انگلیسی
Recently, various electronic components including transistor, barristor, memory, and transparent electrode were implemented using graphene. While integrated circuits were demonstrated by combining graphene transistors and passive components, system on chip (SoC) platform, state-of-the-art semiconductor technology, by combining transistors and memories on the same chip, has not yet been demonstrated. The main obstacle of the realization of SoC is the complexity of fabrication processes originated from the process differences between the transistors and the memories. In this study, using simple and clean atomic force microscope lithography, we fabricated both the switching devices and the memories by forming very thin graphene oxide (GO) barriers in mono-layer graphene at the controlled oxidation voltages. Formed with 7Â V and 9Â V, the lateral graphene/GO/graphene junction devices exhibit switching of Fowler-Nordheim tunneling current and resistive memory behavior, respectively. The combination of high on/off current ratio (â¼1000) of the switching device and nonvolatility of the memory device fabricated by the same process demonstrates the possibility of graphene SoC platform.
ناشر
Database: Elsevier - ScienceDirect (ساینس دایرکت)
Journal: Carbon - Volume 96, January 2016, Pages 223-228
Journal: Carbon - Volume 96, January 2016, Pages 223-228
نویسندگان
Duk Hyun Lee, Cheol Kyeom Kim, Jun-Ho Lee, Hyun-Jong Chung, Bae Ho Park,