Optimal cascade lumped model of deep submicron on-chip interconnect with distributed parameters

A rapidly responding yet highly accurate on-chip interconnect simulation model, an optimal cascade lumped model, is presented. Compared with previous interconnect simulating models with similar parameters, the new model expends less CPU time and provides simple closed-form expressions for accurate number of repeated RLCG or LC models, which are proved by the simulation results of 0.18, 0.13, 0.07 and 0.05 μm. It is valuable to guide the analysis and the simulation of deep submicron VLSI circuits with billions of interconnects.