Inductively coupled plasma etching of tapered via in silicon for MEMS integration

(Upper) Illustration of MEMS 3D integration and wafer-level packaging with a typical TSV technology; (lower left) schematic of an ICP etch system; (lower right) a 50 μm via with 72° profile by means of ICP etch.137