Si cap passivation for Ge nMOS applications

- Si cap passivation on Ge shows low border trap response.
- The Si cap passivation is also suitable for Ge nMOS applications.
- Low Dit at Ec can be achieved by tuning the amount of Si at the interface.
- A dry O3 process can be used to control the amount of Si that is oxidized.