Comparative study of circuit perspectives for multi-gate structures at sub-10Â nm node

► We evaluate parasitic capacitances for each double gate structure. ► Planar structure optimization are proposed, such as internal spacers. ► We prove that optimized planar DG present higher circuit performance than FinFET.