کد مقاله | کد نشریه | سال انتشار | مقاله انگلیسی | نسخه تمام متن |
---|---|---|---|---|
1543750 | 1512866 | 2016 | 6 صفحه PDF | دانلود رایگان |
• Dual metal gate engineered Junctionless MOSFET with various high-k dielectric is implemented.
• Analysis of different parameters in DMSGJLT with various high-k gate dielectrics is made.
• Implementation of Nanoscale inverter circuit using DMSGJLT with various high-k gate dielectrics and improvement in delay is observed.
• This device is applicable for low power applications.
This work covers the impact of dual metal gate engineered Junctionless MOSFET with various high-k dielectric in Nanoscale circuits for low power applications. Due to gate engineering in junctionless MOSFET, graded potential is obtained and results in higher electron velocity of about 31% for HfO2 than SiO2 in the channel region, which in turn improves the carrier transport efficiency. The simulation is done using sentaurus TCAD, ON current, OFF current, ION/IOFF ratio, DIBL, gain, transconductance and transconductance generation factor parameters are analysed. When using HfO2, DIBL shows a reduction of 61.5% over SiO2. The transconductance and transconductance generation factor shows an improvement of 44% and 35% respectively. The gain and output resistance also shows considerable improvement with high-k dielectrics. Using this device, inverter circuit is implemented with different high-k dielectric material and delay have been decreased by 4% with HfO2 when compared to SiO2. In addition, a significant reduction in power dissipation of the inverter circuit is obtained with high-k dielectric Dual Metal Surround Gate Junctionless Transistor than SiO2 based device. From the analysis, it is found that HfO2 will be a better alternative for the future nanoscale device.
Journal: Physica E: Low-dimensional Systems and Nanostructures - Volume 83, September 2016, Pages 95–100