
FPGA-specific synthesis of loop-nests with pipelined computational cores
Keywords: مدار مجتمع دیجیتال برنامهپذیر; High-level synthesis; FPGA; Data-reuse; Polyhedral compilation; Pipelined arithmetic operators; Floating-point; Parallelization; Kernel accuracy