
Design of a compact reversible fault tolerant field programmable gate array: A novel approach in reversible logic synthesis
Keywords: مدار مجتمع دیجیتال برنامهپذیر; FPGA; Garbage output; Low power design; Quantum cost; Reversible and fault tolerant computing