
Efficient dynamic priority based soft error mitigation techniques for configuration memory of FPGA hardware
Keywords: مدار مجتمع دیجیتال برنامهپذیر; FPGA; DPR; MBU; Erasure code; Hardware scheduling;